This study investigates the total ionizing dose effects in graphene-based charge-trapping memory (GCTM) capacitors by using 60 Co γ-irradiation. Electrical properties including C −V hysteresis window, gate leakage current, and flat band voltage shifts are evaluated with ionizing dose levels up to 1 Mrad (Si). The C −V hysteresis memory window is hardly affected by the irradiation. The gate leakage current increases with the increase of ionizing dose due to the multiple-trap assisted tunneling mechanism. Significant electrical degrade of the devices in programmed and erased states has been observed with the increase of the dose levels. Mechanisms behind the degradation are attributed to the photo-emission in the graphene nanodisc charge-trapping sets, radiation-induced holes trapping in the peripheral oxides, and the recombination of the stored electrons with the radiation-induced holes.
Introduction
Non-volatile memories (NVMs) are memories that have the capability to retain information even if the power is turned off. They are widely used in modern electronic systems as data or code storage in space, military, and other harsh environment applications. Currently, floating gate (FG) flash memory stands for the mainstream of the NVM application. However, with the fast development of the IC industry, the FG technology has encountered major challenges in scaling and reliability issues for its future developments [1] [2] [3] . One of the most important reliability concerns for electronic devices aiming at space exploration is their sensitivity to total ionizing dose (TID) and other radiation effects [4] [5] [6] [7] [8] [9] [10] [11] . Owing to its storage mechanism, FG memory is naturally sensitive to ionizing radiation which generates electron-hole pairs, disturbs the charge stored in the floating gate, and sabotages the information retained in the device. Total dose failures have been reported in Flash memories at 50 krad [12] , 25 krad [13] , or even at dose levels less than 15 krad [14, 15] . In addition, scaling limitations [16] of the FG because of the ultra-thin oxide and the current leakage are also hindering it from future development. One strategy to surmount these limitations involves to replace the FG with the discrete charge storage cell containing charge trapping sites (CTSs). Devices based on this concept are called charge-trapping memories (CTMs). The related technologies [3] include silicon oxide nitride oxide silicon (SONOS), nitride read only memory (NROM), and metal nitride oxide silicon (MNOS).
Graphene, a two-dimensional (2D) material, has attracted immense interests recently due to its unique electronic properties and the potential in fabricating ultra-dense devices [17] [18] [19] [20] . Studies [21] [22] [23] have revealed that nano-sized graphene structures, such as graphene oxide sheets and graphene nanodiscs (GNDs), are ideal for constructing the charge trapping layers in CTMs. The structure consists of coexisting domains of sp2 hybridized carbon atoms and sp3 hybridized oxygen-containing epoxy and hydroxyl groups at the edge. Charges can be stored either in the quantized levels of these nano-sized graphene, or trapped in the oxygenated groups with high electron affinity. Recently, several graphenebased CTM (GCTM) devices [24] [25] [26] [27] have been reported. In this paper, the TID effects on GCTM devices are investigated with 60 Co γ-ray irradiation. The pre-and post-radiation characterizations of C − V hysteresis, program and erase properties, and gate leakage currents are presented. The physics behind the TID effects are analyzed and discussed.
Device fabrication
The GCTM device features a Si/SiO 2 /GNDs/Al 2 O 3 /Ti capacitor whose structure is illustrated in Figure 1. First, a layer of tunnel oxide with thickness of 4-nm was thermally grown on an RCA cleaned n-type c-Si substrate. Then, a single layer graphene grown by chemical vapor deposition (CVD) was transferred onto the 3-nm thick SiO 2 film. After that, a 1.5-nm thick Au film was deposited on top of the CVD graphene with a growth rate of less than 0.03 nm/s. Then a rapid thermal annealing (RTA) step at 800 ℃ for 30 s in N 2 atmosphere was carried out to form Au nano-particles (Au NPs). Au NPs acted as hard masks in the following oxygen plasma etching step, where the exposed parts of the graphene were removed and the parts covered by Au NPs were reserved as GNDs. After the etching step, the Au-NPs were removed by using potassium iodide (KI) etchant. Subsequently, a 30-nm thick Al 2 O 3 film grown by atomic-layer deposition (ALD) was adopted as the blocking oxide. To promote the nucleation of Al 2 O 3 before the ALD step, an ultrathin Al layer (∼10Å) was deposited and oxidized in air. Finally, a 100-nm thick Ti/Au gate was patterned through standard photolithography processes.
Note that Al 2 O 3 is also commonly used as charge trap layer in charge trapping NVMs [28] . The trap sites are predominantly the defects located at the interface between the Al 2 O 3 and other materials (such as the tunneling oxide). However, in this work these interfacial defects are undesirable because the device uses GND as the dominant charge trapping medium. The interfacial states between Al 2 O 3 and tunneling oxide can be reduced by some process treatments [26] , such as through high temperature annealing after the ALD of the Al 2 O 3 . In this paper, the deposition of the ultrathin Al layer before the ALD process helped to promote the nucleation of the Al 2 O 3 , significantly reducing the undesirable local states at the interface. 
Experiments and results
The electrical properties of the as-fabricated devices before and after irradiation were measured by Agilent B1500A at room temperature (RT). Radiation experiments were conducted under 60 Co γ-irradiation at RT with dose levels of 50, 100, 500, and 1000 krad (Si). The dose rate was set to 50 rad (Si)/s. All electrodes were left floating during the irradiation. At each dose level, the samples were brought back to the IMECAS to be electrically tested. All the electrical tests were finished within an hour of irradiation.
Figures 2(a)-(c) show the high-frequency (1 MHz) C − V hysteresis loops of the GCTM devices before irradiation produced by changing the DC sweep range from ±10 to ±15 and ±20 V. Measurements were done by sweeping the gate voltage from the negative bias to the positive one and then sweeping back from the positive bias to the negative one. Significant hysteresis memory windows (DC windows) are observed after voltage sweepings more than 10 V and the memory window increases with the increase of the sweeping bias. At the maximum sweep voltage of 20 V, a 4 V DC window is clearly visible for the GCTM capacitor. Figure 2(d) illustrates the DC memory window of the GCTM device as a function of the increasing radiation dose. Three devices were tested for each sweeping voltage range. As can be seen, up to a total dose of 1 Mrad (Si) γ-ray irradiation has little impact on the DC windows of the devices, indicating that the ability of the device to trap or remove charge remains unchanged after irradiation. Figure 3(a) shows the pre-rad program/erase (P/E) evaluation of the GCTM capacitors. The P/E operations used the Fowler-Nordheim tunneling method by applying voltage pulses on the gate. The C − V curves were measured by sweeping the gate voltage from −10 to 10 V while imposing an AC signal of 100 mV at 1 MHz. As shown in Figure 3 (a), the pristine device was firstly programmed (PGM) by applying a positive pulse at 20 V for 80 ms on the gate electrode. Then it was erased (ERS) by applying a negative pulse at −20 V for 120 ms. Next, P/E cycle with the same pulses was repeated for one more time. The flat-band-voltage shift (∆V FB ) stabilizes at 1.4 V between the two PGM and ERS states. In the PGM process, electrons from the substrate tunnel into the GND layer to be trapped by the defects located at the edge of the GND. In the ERS process, holes tunneling into the trapping layer recombine with the trapped electrons. The hole, having a larger effective mass than the electron, encounters a larger energy barrier at the c-Si/SiO 2 interface [27] . As a result, the ERS operation is less effective than the PGM one, and electrons are still the trapped charge type in our ERS state. Figures 3(b) and (c) show the typical C − V characterization before and after irradiation for devices in PGM and ERS states, respectively. As can be seen, C − V curves shift negatively with the increase of the ionizing dose for devices in both PGM and ERS states. Figure 3(d) depicts the statistical ∆V FB of the devices as a function of the ionizing dose. Each data point was averaged from three measurements on three devices near to each other. For these particular GCTM devices, the memory window between the flat band voltages in the PGM and ERS states decreases from 1.4 to 0.5 V as the total radiation dose increases to 1 Mrad (Si). Figure 4 displays the gate leakage current of the GCTM capacitors before and after irradiation. The currents were obtained by sweeping the gate voltage from −10 to 10 V. The device was in the pristine state during irradiation. Degrading with the increase of the irradiation dose, the leakage current at 10 V has risen by more than two orders of magnitude after the exposure of 1 Mrad (Si) dose.
Discussion
The experimental results reported in Figure 3 can be explained in the following. After the P/E operation, a certain amount of electron is stored in the GND trapping layer, which leads to a positive shift of the V FB from the pristine state (Figure 3(a) ). When the devices are irradiated with γ-rays, the stored electrons are effectively lost, which causes the degradation shown in Figures 3(b) and (c). The effective loss of the electrons is mainly caused by three mechanisms as illustrated in Figure 5 : (a) photo-emission in the GND charge trapping sets; (b) radiation-induced holes trapping by defects located in the peripheral oxides; and (c) recombination of the stored electrons with the radiation-induced holes injected into the charge-trapping layer. During irradiation of the capacitors with electrons stored in them, the electrons getting enough energy from the radiation induced photons will be emitted from traps in the GNDs, known as photo-emission effects [29] . Once the electron is released from the trap, it is quickly swept out by the internal electric field. When the radiation imparts energy to the surrounding oxides (Al 2 O 3 and the tunneling SiO 2 ), it ionizes the atoms in the oxide and generates electron-hole pairs. Among these generated electron-hole pairs, only a fraction will survive the initial recombination process, and the amount of this fraction depends greatly on the electric field across the oxide. The greater the electric field, the greater the fraction that can escape recombination [30] . After the recombination process, the remaining electrons, with high mobility, are swept out of the oxide within a time scale of few picoseconds [31] . The remaining holes, on the other hand, will be trapped in the oxide or inject into the GND layer under the influence of the electric field. The trapped holes mask and the injected holes recombine with the electrons in the GNDs, both leading to effective losses of the stored electrons.
As pointed by other literatures [3, 4] , radiation induced electrons can also be partly trapped in the surrounding oxides, leading to positive shifts of the flat band voltage. However, the influence of the electron-trapping was indistinguishable in this paper because the flat band voltage only shifted negatively under the irradiation, as shown in Figures 3(b) and (c).
It is worth to note that in Figure 3(d) , the V FB of the PGM state after 1 Mrad dose changed to less than that of the ERS state without TID. Thus, in application of this memory it would be necessary to take special consideration on the circuit design, adjusting according to the change of the window position. When the logical value of a memory cell is read, the ERS and PGM states are differentiated according to a reference voltage level. Typically the fixed reference voltage is determined by the average of the ERS and PGM voltages. Figure 3(d) shows that no eligible reference voltage level exists in between the two states at dose levels higher than 500 krad (Si). Therefore, a reference level adjusting to the radiation exposure must be adopted. Compared to using a fixed reference voltage, this adjusting read circuit design is more complicated. It can be accomplished by using reference memory cells or by adopting a read error detection scheme. Still, a real potential exists of implementing this GCTM capacitor into a rad-hard NVM device. In the mainstream flash applications, the memory cells (e.g., the FG cell) typically fail at around 100 krad (Si) [3] . For the GCTM capacitor on the other hand, a usable memory window is still observable at radiation levels up to 1 Mrad (Si). Owing to the large conduction band offset (CBO) between the graphene and the surrounding oxide, the GCTM capacitors are also able to maintain good retention characteristics even after high dose irradiation [6] .
The increasing leakage currents displayed in Figure 4 are considered as the result of a trap-assisted tunneling across the oxide under the electrical stress. The traps are generated by irradiation illustrated by the mechanism (b) in Figure 5 , which act as electrically active defects (EADs) normally aligned in the oxide bulk [32] . In very thin (< 6 nm) oxide layers, leakage current could be induced by single-trap assisted tunneling (s-TAT) where only a single EAD is enough to form the conductive path [33] . In this work, however, the gate oxide is approximately 30 nm thick. To build a conductive path multiple EADs working together is needed. This multiple-trap assisted tunneling (m-TAT) mechanism [33, 34] is illustrated in Figure 6 .
Leakage current grows with the EAD density and thus the radiation dose. It is also strongly dependent on the EAD position in the oxide layer [33] . At zero-field irradiation, as in the case of this work, homogeneous distribution of EADs are constructed and the leakage current is maximum. It is smaller when electrical stress is applied on the gate during the irradiation where EADs are pushed toward one side, even though the density is higher in this case.
Conclusion
The total ionizing dose effects on the GCTM capacitors were investigated to improve the understanding of graphene nano-electronic devices responding to radiation. A maximum dose of 1 Mrad (Si) γ-ray irradiation had little impact on the C − V hysteresis characteristics of the devices, indicating that the ability of the GNDs to trap or remove charge remained the same after the irradiation. However, electrical properties for GCTM devices in the PGM and ERS states were significantly degraded after irradiation. Physics behind the degradation were determined as the effective electron loss mechanisms involving photoemission in the GND charge-trapping sets, radiation-induced hole-trapping in the peripheral oxides, and radiation-induced holes injection into the charge-trapping layer. In addition, growth in gate leakage current has also been observed with the increase of the radiation dose. It was considered as the result of a trap-assisted tunneling involving multiple electrically active defects induced by the irradiation.
